Marginal clock speed improvements across the board.